Design and Verification of Asynchronous FIFO with Novel Architecture Using Verilog HDL

Avinash Yadlapati and Hari Kishore Kakarla

Journal of Engineering and Applied Sciences 14 ( 1 ): 159 - 163 , 2019