Analysis and Design of Low Power All Digital Phase Locked Loop via Dynamic Logic-Phase Frequency Detector in a Standard 0.25-μm CMOS Technology

T.M. Sathish Kumar and P.S. Perisamy

Asian Journal of Information Technology 15 ( 8 ): 1370 - 1381 , 2016