Wei Liang, Xingming Sun, Zhiqiang Ruan and Jing Long
Information Technology Journal, 2011, 10(4), 870-876.
A Finite State Machine (FSM)-based Intellectual Property (IP) watermark algorithm at behavioral level is presented for the protection of IP reuse techniques in Very Large Scale Integration (VLSI). The proposed algorithm extracts the maximal delay state set through state transformation relations among circuit signals. The watermark is mapped into additional delay constraint sequence by constraint generator, and the value in the sequence is added into the maximal delay state set in the circuit for embedding watermark. The algorithm is tested on Virtex XCV600-6bg432 Field-Programmable Gate Array (FPGA), the experimental results show that the algorithms has lower impact on logical function, ensures better security and lower (resource) overhead in comparison with other methods.
ASCI-ID: 28-1234
Information Technology Journal, 2013, 12(6), 1107-1115.
Timing Control During Data Aggregation Operations of Distributed Sensor Networks: Trade-off Between Query Accuracy and Response DelayInformation Technology Journal, 2006, 5(5), 759-778.
A Survey of Techniques for VLSI IP ProtectionInformation Technology Journal, 2013, 12(12), 2324-2332.
Information Technology Journal, 2012, 11(8), 1084. DOI: 10.3923/itj.2012.1084.1090
An Improved Rijndael Encryption Algorithm Based on NiosIIInformation Technology Journal, 2013, 12(7), 1434. DOI: 10.3923/itj.2013.1434.1438
A Survey of Techniques for VLSI IP ProtectionInformation Technology Journal, 2013, 12(12), 2324. DOI: 10.3923/itj.2013.2324.2332
2014 International Conference on Electronics and Communication Systems (ICECS)2014 International Conference on Electronics and Communication Systems (ICECS), 2014, (), 1. DOI: 10.1109/ECS.2014.6892782
2012 International Conference on Computer Science and Information Processing (CSIP)2012 International Conference on Computer Science and Information Processing (CSIP), 2012, (), 400. DOI: 10.1109/CSIP.2012.6308878
Proceedings of 2011 International Conference on Electronic & Mechanical Engineering and Information TechnologyProceedings of 2011 International Conference on Electronic & Mechanical Engineering and Information Technology, 2011, (), 1715. DOI: 10.1109/EMEIT.2011.6023433
Field Programmable Gate Array Applications—A Scientometric ReviewComputation, 2019, 7(4), 63. DOI: 10.3390/computation7040063