C.F. Ruan, J.Y. Hua, W.K. Kuang, Z.J. Xu and Z.L. Zheng
Information Technology Journal, 2012, 11(5), 651-657.
Digital Down Converter (DDC) is one of the key technologies in Software Defined Radio (SDR), especially in the Intermediate Frequency (IF) digitization systems. Accordingly, this study introduces a multi-stage design of IF DDC which begins with the performance indication determination, followed by two decompositions of multiple filter combinations, then the comparison between these two decompositions are presented to choose a better decomposition, finally the fix-point bit error rate simulation is carried out and the result shows that the proposed DDC design yields excellent performance close to the theoretical Bit Error Rate (BER) bound.
ASCI-ID: 28-1573
Information Technology Journal, 2013, 12(9), 1804-1810.
Research on Satellite Communication Channel Estimation and Adaptive Modulation Decision TechnologyInformation Technology Journal, 2013, 12(10), 1966-1973.
Iterative Linear Programming Design of Digital Lowpass FIR Filters with Linear PhaseInformation Technology Journal, 2013, 12(4), 640-647.
Comparative Study of Non-uniform Frequency Sampling Method in Equiripple Digital Filter DesignInformation Technology Journal, 2013, 12(4), 875-879.
Comparative Study of Target Function Definition in Linear Phase FIR Filter DesignInformation Technology Journal, 2012, 11(6), 734-740.
Information Technology Journal, 2013, 12(4), 640. DOI: 10.3923/itj.2013.640.647
Comparative Study of Non-uniform Frequency Sampling Method in Equiripple Digital Filter DesignInformation Technology Journal, 2013, 12(4), 875. DOI: 10.3923/itj.2013.875.879
Interference Analysis of Modulation/Demodulation Filter Banks in Generalized Multi-carrier SystemsInformation Technology Journal, 2013, 12(5), 1062. DOI: 10.3923/itj.2013.1062.1067
2014 9th IEEE Conference on Industrial Electronics and Applications2014 9th IEEE Conference on Industrial Electronics and Applications, 2014, (), 64. DOI: 10.1109/ICIEA.2014.6931132
Research and implementation of a high performance parallel computing digital down converter on graphics processing unitConcurrency and Computation: Practice and Experience, 2017, 29(8), e4042. DOI: 10.1002/cpe.4042